亚洲性色成人-亚洲性片-亚洲性派对-亚洲性免费-97色综合-97色在线观看免费视频

Your Position: Home > Support > Service Center

Microsoft joined a new generation of DRAM groups of HMCC reason

2012/8/16??????view:

  In May 8, 2012, promote the use of TSV ( TSV ) 3D laminated to a new generation of DRAM " Hybrid Memory Cube ( HMC ) Hybrid Memory Cube Consortium " popularity ( HMCC ) announced that the United States, software giant Microsoft has joined the association.

  HMC is the three-dimensional structure, the logic chip along the vertical direction superposition of multiple DRAM chips, and then through the TSV connection wiring technology. HMC 's biggest characteristic is compared with existing DRAM, performance can be greatly improved. The reasons there are two, one is between chips from semiconductor package wiring distance on a board on the traditional methods of " cm " units are substantially reduced to dozens ofμ m~ 1mm; two is on a chip to form 1000 to tens of thousands of TSV, realize the multipoint connection chip.

  Microsoft 's accession to the HMCC, because we are considering how to corresponding is likely to become a personal computer and a computer to improving the performance of " memory bottleneck " problem. Memory bottleneck refers to as the microprocessor performance through multiple nucleation and constantly improve, the architecture of the DRAM performance will not be able to meet the need of processor. If do not solve this problem, can occur even if the computer new product, the actual performance is also not appropriate promotion situation. Compared with it, if the TSV based on the application of HMC in computer main memory, the data transmission speed can be increased to the current DRAM is about 15 times, therefore, is not just a giant Microsoft, American companies such as Intel are also active in research using HMC.

  In fact, plans to use TSV not only for HMC and other DRAM products. According to the semiconductor manufacturers plan, in the next few years, borne from electronic equipment input function of the CMOS sensor to the responsible for the operations of FPGA and multi core processor, and in charge of product storage of DRAM and NAND flash will have to import TSV. If the plan goes ahead, TSV will assume the input, operation, storage and other electronic equipment main function.

主站蜘蛛池模板: 国产欧美另类第一页| 亚洲最新视频在线观看| 国产区免费在线观看| 亚洲首页在线观看| 日韩成人免费在线| 国产在线观看精品| 图片专区亚洲 欧美 另类| 中文字幕日本一本二本三区| 亚洲欧美在线视频观看| 日韩欧美偷拍| 国产伦精品一区二区三区网站| 久久激情网| 亚洲欧美一区二区三区孕妇| 手机看片日韩欧美| 亚洲一区二区三区久久久久| 高龄五十路中出| 亚洲 国产 日韩 欧美| 日韩手机视频| 老司机精品视频一区二区| 成人欧美一区二区三区在线| 国产亚洲精品a在线观看app| 国产视频一| 精品一二三区| 欧美视频日韩视频| 青青热久久国产久精品| 青草青99久久99九九99九九九| 欧美色图一区二区| 国产边打电话边做对白刺激| 国产精品美女一区二区三区| 欧美日韩综合网| 国产日本在线| 性欧美激情xxxd| 亚洲自拍另类| 美女网站全黄| 综合欧美日韩| 日本a级精品一区二区三区| 欧美系列在线| 亚洲清纯自偷自拍另类专区| 国产视频二区| 成人国产一区二区| 国产精品视频大全|